Click here for EDACafe
Search:
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |  ItZnewz  |
  Free 10MB Email | Submit Material | Universities | Books & Courses | Events | Advertise | PCBCafe | Subscription |
Virtual Silicon
http://www.mentor.com/events/
ISQED 2004
 EDACafe  EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.

Novas Extends Support for Synopsys' Vera Testbench AutomationTool With NewTestbench Debug Capabilities

Debug Leader Provides Unified Debug of HDL Designs, Vera Testbenches and OpenVera Assertions

SAN JOSE, Calif., February 16, 2004 — Novas Software, Inc., the leader in debug systems for complex chip designs, today announced full debug support for Synopsys’ Vera® testbench automation tool with Novas’ new nBenchTM capability, a core component of its unified design and testbench debug solution. nBench enables the seamless debug of Vera testbenches and OpenVera assertions (OVA) with Verilog, SystemVerilog, VHDL and mixed-language system-on-a-chip designs.

Engineers can now trace cause-and-effect relationships across all design, assertion and testbench source code developed in Vera. This makes it much easier for them to fully comprehend design and testbench behavior using a single debug environment. (See February 16, 2004 press release, “Novas Announces Industry’s First Unified Design, Assertion and Testbench Debug Solution”)

“Today’s announcement is a significant milestone that delivers on the promise of integrated design and testbench debug for SoC designers,” said Dave Kelf, vice president of marketing at Novas. “We see an increasing demand for Synopsys’ Vera testbench solution, and the integration of an interactive debug environment will further unify design and verification efforts.”

“Unification of tools and methodology is critical to addressing customer verification challenges,” said Farhad Hayat, vice president of marketing, Verification Group at Synopsys, Inc. “Novas’ commitment to supporting the Vera testbench automation tool and SystemVerilog language will complement the Synopsys Discovery™ Verification Platform and provide designers with a flexible, streamlined verification solution.”

About Novas
Novas is the pioneer of debug systems that reduce functional verification costs for complex integrated circuit and system-on-chip designs. Its market-leading VerdiTM and Debussy® Debug Systems, along with the ReusnerTM Design Knowledge Publisher, go far beyond waveforms to help engineers understand and analyze complex or unfamiliar design behavior and share knowledge across global organizations. They cut by half or more the time it takes to locate, isolate and solve the root causes of design and verification problems. Novas is ranked first in customer satisfaction for the second consecutive year in a comprehensive EDA study published by CMP. There are more than 12,000 Novas systems installed worldwide by over 400 companies and 35 EDA companies utilizing Novas technology in their products today. Novas is headquartered in San Jose, Calif. with offices in Europe, Japan and Asia-Pacific. For more information, visit www.novas.com or email info@novas.com


# # #


Debussy is a registered trademark, and nBench and Verdi are trademarks of Novas Software, Inc. All other trademarks or registered trademarks are the property of their respective owners.

http://www.mentor.com/dft/
TradePub.com
CareersCafe.com
Subscribe to these free industry magazines!
DeVry Online Degrees!


Click here for Internet Business Systems Copyright 1994 - 2004, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe